

CLAIMS

What is claimed is:

- 1 1. A method for testing a device-under-test (DUT), the method comprising the steps of:
2 examining a test data file that includes test data configured to enable testing the
3 DUT, the test data file including a first plurality of data units and a second
4 plurality of data units, the first plurality of data units corresponding to a first
5 plurality of DUT pins, and the second plurality of data units corresponding to
6 a second plurality of DUT pins; and
7 separating the first plurality of data units from the second plurality of data units,
8 wherein the first plurality of data units are communicated to the first plurality
9 of DUT pins and the second plurality of data units are communicated to the
10 second plurality of DUT pins.
- 1 2. The method of claim 1, wherein the first plurality of data units have at least one
2 different property than the second plurality of data units.
- 1 3. The method of claim 2, wherein the at least one different property includes timing
2 complexity.
- 1 4. The method of claim 2, wherein the at least one different property includes vector data
2 volume.
- 1 5. The method of claim 2, wherein the at least one different property includes repetitive
2 data patterns.
- 1 6. The method of claim 1, wherein the first plurality of DUT pins are scan-pins and the
2 second plurality of DUT pins are non-scan pins.
- 1 7. The method of claim 1, further comprising the step of:

2 formatting the first plurality of data units independently from the second plurality
3 of data units.

1 8. The method of claim 1, wherein the test data file is one of a STIL (standard test
2 interface language) file and a WGL (waveform generation language) file.

1 9. The method of claim 1, wherein at least one processor operating in a first timing
2 domain enables the first plurality of data units to be provided to the first plurality of DUT
3 pins, and at least one processor operating in a second timing domain enables second
4 plurality of data units to be provided to the second plurality of DUT pins, wherein the
5 second timing domain is different from the first timing domain.

1 10. A method for testing a device-under-test (DUT), the method comprising the steps of:
2 examining a test data file that includes test data configured to enable testing the
3 DUT, the test data file including a first plurality of data units and a second
4 plurality of data units, the first plurality of data units corresponding to a first
5 plurality of DUT pins, and the second plurality of data units corresponding to
6 a second plurality of DUT pins; and
7 identifying the first plurality of DUT pins; and
8 storing information identifying first plurality of DUT pins in memory.

1 11. The method of claim 10, further comprising the step of:
2 providing the information to a module configured to format the test data file.

1 12. The method of claim 10, further comprising the step of:
2 formatting the first plurality of data units independently from the second plurality
3 of data units.

1 13. The method of claim 10, wherein the first plurality of DUT pins are scan-pins and the
2 second plurality of DUT pins are non-scan pins.

1 14. The method of claim 10, wherein the test data file is one of a STIL (standard test
2 interface language) file and a WGL (waveform generation language) file.

1 15. The method of claim 10, wherein the first plurality of data units have at least one
2 different property than the second plurality of data units.

1 16. A system for testing a device-under-test (DUT), the system comprising:
2 memory operative to store a test data file that includes test data configured to enable
3 testing the DUT, the test data file including a first plurality of data units and
4 a second plurality of data units, the first plurality of data units corresponding
5 to a first plurality of DUT pins, and the second plurality of data units
6 corresponding to a second plurality of DUT pins; and
7 a processor that is programmed to separate the first plurality of data units from the
8 second plurality of data units.

1 17. The system of claim 16, wherein the processor is programmed to provide the first
2 plurality of data units and the second plurality of data units to a device configured to format
3 the first plurality of data units independently from the second plurality of data units.
4

1 18. The system of claim 16, wherein the first plurality of DUT pins are scan-pins and the
2 second plurality of DUT pins are non-scan pins.

1 19. A system for testing a device-under-test (DUT), the system comprising:
2 memory operative to store a test data file that includes test data configured to enable
3 testing the DUT, the test data file including a first plurality of data units and
4 a second plurality of data units, the first plurality of data units corresponding
5 to a first plurality of DUT pins, and the second plurality of data units
6 corresponding to a second plurality of DUT pins; and

7 a processor that is programmed to identify the first plurality of DUT pins based on
8 information contained in the test data file, and to store information
9 identifying the first plurality of DUT pins in memory.

1 20. The system of claim 19, wherein the processor is programmed to provide the
2 information identifying the first plurality of DUT pins to a device configured to format
3 test data.
4

1 21. The system of claim 19, wherein the first plurality of DUT pins are scan-pins and the
2 second plurality of DUT pins are non-scan pins.

1 22. A system for testing a device-under-test (DUT), the system comprising:
2 means operative to store a test data file that includes test data configured to enable
3 testing the DUT, the test data file including a first plurality of data units and
4 a second plurality of data units, the first plurality of data units corresponding
5 to a first plurality of DUT pins, and the second plurality of data units
6 corresponding to a second plurality of DUT pins; and
7 means operative to identify the first plurality of DUT pins based on information
8 contained in the test data file.